Optimization of area and power of 3D integrated circuits

By Roop Lal

Three-dimensional (3D) Integrated Circuits (ICs) has emerged as a new technology providing noticeable solutions to alleviate problems like greater power consumption, longer interconnects with large delays, etc. In 3D ICs, have multiple layers stacked one above the other. Vertical integration of multiple layers scales up the performance of electronic devices beyond Moore's law. It drastically decreases the interconnect length which directly results in increased speed and also combines various technologies (digital, analog, memory, etc.) in a single product, thereby greatly extending the capabilities of System-on-Chip. The objective of this book is to investigate the effects of core utilization on the core and chip area for obtaining the optimal sets of core utilization so that the core and chip area of the 3D ICs can be reduced. Cadence Encounter-to-GDSII has been used for optimization while performing physical designing of the 3D ICs. The literature survey has revealed that majority of the optimization has been performed only at any one of the stages of physical designing while in this book we have done research optimization at three different stages of physical designing.

• Format: Paperback
• Language: English
• ISBN: 6200458960
• ISBN13: 9786200458964
• Release Date: October 2019
• Publisher: LAP Lambert Academic Publishing
• Length: 100 Pages
• Weight: 0.35 lbs.
• Dimensions: 0.2" x 6.0" x 9.0"